Serial No. 09/191,708
Page 2

IN THE CLAIMS:

Please amend the claims as follows:

1.   (Currently Amended) Apparatus for switching data from any of a plurality of inputs to any of a plurality of outputs, comprising:

at least one apparatus for receiving a plurality of input bit packs organized in a combination of input data rails and time slots and for storing said received bit packs in matrix form including a storage position for each rail and time slot combination[[.]];

at least one apparatus for selecting any of the input bit packs from any of the rails in any of the time slots of said matrix; and

at least one apparatus for conveying said selected bit pack to any output data position within a first output bit map including a combination of output data rails and time slots; and

at least one apparatus for loading a second output bit map including a combination of output data rails and time slots from said first output bit map, said second output bit map configurable for being loaded in parallel with said first output bit map.

2.   (Original) Apparatus of claim 1, wherein each bit pack is one bit wide.

3.   (Previously Presented) Apparatus of claim 1, wherein a plurality of input bit packs are selected for output in a plurality of output data positions.

4.   (Previously Presented) Apparatus of claim 1, wherein a single bit pack is selected for output in a plurality of output positions.

5.   (Currently Amended) Apparatus for switching data from any of N input positions arranged as T time slots on R rails to any of M output positions arranged as T2 time slots on R2 rails, comprising:

352424-1

PAGE 4/14 * RCVD AT 6/9/2005 11:50:20 AM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/5 * DNIS:8729306 * CSID:+17325309808 * DURATION (mm-ss):04-24

Serial No. 09/191,708
Page 3

at least one apparatus for receiving input data arranged as bit packs in T time slots on R rails and for storing said received bit packs in matrix form including a storage position for each rail and time slot combination,

at least one apparatus for selecting any of the respective bit packs from any of the R rails and latching the selected bit packs during a predetermined time slot to thereby select a bit pack of predetermined R and T values; and

at least one apparatus for conveying said selected bit pack to any output position in a first output bit map of predetermined R2 and T2 values; and

at least one apparatus for loading a second output bitmap of predetermined R2 and T2 values from said first output bit map, said second output bit map configurable for being loaded in parallel with said first output bit map.

6. (Currently Amended) Apparatus for switching data from any of N input positions arranged as T time slots on R rails to any of M output positions arranged as T2 time slots on R2 rails, comprising:

M selection blocks, each configured to select a bit pack for a different one of the output positions, and each block of the M selection blocks including:

an apparatus for receiving input data arranged as bit packs in T time slots on R rails and for storing said received bit packs in matrix form including a storage position for each rail and time slot combination[[,]];

an apparatus for selecting data from any of the R rails and latching the selected data during a predetermined time slot to thereby select a bit pack of predetermined R and T values; and

an apparatus for conveying said selected bit pack to any output position of predetermined T2 and R2 values in a first T2 X R2 output bit map, said first T2 X R2 output bit map configured for receiving a selected bit pack in each location from a different one of the M selection blocks; and

an apparatus for loading a second T2 X R2 output bit map from said first T2 X R2 output bit map, said second T2 X R2 output bit map configurable for being loaded in parallel from said first T2 X R2 output bit map.

352424-1

Serial No. 09/191,708
Page 4

7. (Cancelled)

8. (Cancelled)

9. (Currently Amended) Apparatus of claim 8 6, further comprising:

an apparatus configured to arrange for arranging input bit packs as an array of T time slots on R rails and to convey conveying output bit packs from the second T2 X R2 output bit map on R2 rails in T2 time slots.

10. (Original) Apparatus of claim 9 wherein N = M = 768.

11. (Currently Amended) Apparatus for switching data from any of N input positions arranged as T time slots on R rails to any of M output positions arranged as T2 time slots on R2 rails, comprising:

R2 selection blocks, each configured to select a bit pack for a different one of the output positions, and each block of the R2 selection blocks including:

an apparatus for receiving input data arranges arranged as bit packs on N rails, said apparatus for receiving input data comprising:

a first T X R input bit map configured for receiving a selected bit pack in each location from a different one of the N space/time input positions; and

a second T X R input bit map configured to be loaded in parallel from the first T X R input bit map and to convey N input bit packs to each of the R2 selection blocks and to hold the N input bit packs available to the R2 selection blocks during T2 time slots;

an apparatus for selecting data from any of the N rails said second T X R input bit map and for storing said received selected bit packs in matrix form including a storage position for each rail and time slot combination[[.]]; and

an apparatus for conveying said selected bit pack to any output position of predetermined T2 and R2 values.

352424-1

Serial No. 09/191,708
Page 5

12.   (Cancelled)

13.   (Cancelled)

14.   (Cancelled)

15.   (Currently Amended) Apparatus of claim [[14]] 11 wherein N = M =768.

16.   (Currently Amended) A method of switching data from any of N input positions arranged as T time slots on R rails and stored in matrix form including a storage position for each time slot and rail combination to any of M output positions arranged as T2 time slots on R2 rails, comprising the steps of:

    (a)   in each of R2 selection blocks, selecting a bit pack from any of the storage positions of said matrix for a different one of the output positions; and

    (b)   conveying each of the bit packs selected in step (a) to the associated one of the output positions to any output position in a first output bit map of predetermined R2 and T2 values; and

    (c)   loading a second output bitmap of predetermined R2 and T2 values, said second output bit map loaded in parallel with said conveying each of the selected bit pack to any output position in said first output bit map.

17.   (Currently Amended) The method of claim 16 wherein step (a) comprises the further step of:

    (c)(d)   receiving input data arranged as bit packs on N rails.

18.   (Cancelled)

19.   (Cancelled)

352424-1

Serial No. 09/191,708
Page 6

20.   (Cancelled)

21.   (Cancelled)

22.   (Cancelled)